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Abstract-- The drain-source conductance ofseveral MOS transistors has been studied as a function of 
the silicon surface-potential tk~ in the weak and intermediate inversion region, under the condition of 
quasi-thermal equilibrium at room temperature. The silicon surface conductance p r square G[~ has 
been measured to vary exponentially with qtks/kT in weak inversion for excess minority carrier 
densities extending over the range 10'~-10 ~lcm -2. The exponential behaviour of G[] vs. qOJkT 
appeared to be insensitive for the presence of interface states, when distributed around peak values as 
large (As) 6 × 10 ~'/cm 2 eV at ~ 200 meV energy distance from midgap. 
Garrett and Brattain predicted theoretically that the excess minority carder surface charge for 
weak inversion should also be an exponential function of q~bJk T, we conclude that he minority carrier 
mobility remains constant over the entire weak inversion region. 
A refined version of the low frequency CV method the so-called 'split' CV method has been intro- 
duced, which allows a simple determination of the charge trapped in interface states in weak and 
intermediate inversion as well as a determination ofthe bulk dope density. 
1. INTRODUCTION 
THE development of the first stable MOS transis- 
tors [1] actuated many workers to initiate compre- 
hensive studies of the conduction of inverted sili- 
con surfaces[2-10] under various surface condi- 
tions. The channel conduction for the condition of 
weak inversion (less than l0 -7 mho[]) was found to 
vary more or less exponentially with gate voltage 
[11-143. 
The object of our paper comprises an investiga- 
tion of the channel-conductance G D of various 
MOS transistors with different amounts of interface 
state densities as a function of the actually meas- 
ured silicon surface potential 0s under the condition 
of quasi-thermal equilibrium. 
A definition of the channel conductance will be 
given in Section 2. For the determination of Os, the 
low frequency CV method, adopted from Berglund 
[15] is used. This low frequency CV method will 
therefore be described concisely in Section 3. 
Furthermore a 'split' low-frequency CV measure- 
ment technique will be introduced in Section 4, 
which allows a simple determination f the trapped 
charge in interface states and the interface state 
density in the weak inversion condition as well as 
the bulk dope density. In Section 5 low frequency 
capacitance and static surface conductance 
measurements ona typical n- and p-channel MOST 
are described, which measurements are evaluated 
in Section 6. Sections 7 and 8 follow with an inter- 
pretation and discussion of the measurement 
results. The main conclusion which has been 
drawn from the measurement results is that at room 
temperature and in the conductance range between 
l0 -n and 10-SmhoD, the surface mobility of the 
excess minority carders remains constant, irrespec- 
tive of the amount of surface minority carders 
trapped in interface states. 
For the sake of simplicity all theoretical deriva- 
tions and descriptions of principles of measure- 
ment will be based on n-channel devices on p-type 
silicon material. 
2. THE DEFINITION OF THE SURFACE 
CONDUCTANCE PER SQUARE 
The surface or channel conductance per square 
Gn of an MOS transistor under the conditions of 
quasi-thermal equilibrium and uniform channel is 
defined as qlxnAn,/z,, and An being the surface mo- 
bility and density of the excess minority carders 
(electrons) in the channel. According to the ex- 
pressions derived by Garrett and Brattain [16] An 
is proportional to exp (qtks/kT) in weak inversion 
and to exp (q~bs/2kT) in strong inversion. 
The relation between GD and the source drain 
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current la, is expressed by the equation: 
t~,(v.) 
G~ = (W/L) V,,.~' (1) 
where W/L is the MOST aspect ratio; Vo the gate 
voltage and Va, the drain-source voltage (10 mV). 
3. LOW FREQUENCY CV MEASUREMENT 
METHOD FOR THE DETERMINATION OF THE 
SURFACE POTENTIAL ~t VS THE 
GATE VOLTAGE 
3.1 Description of  the measurement principle 
A small low frequency signal d V~ exp (riot) 
superimposed on a d.c. bias Vg, is applied to the 
gate of a MOS transistor with the source, drain 
and bulk shorted. 
If the requirement of quasi-equilibrium during 
the measurement is met, then the small signal charge 
in the silicon underneath the gate assumes the form 
(dQ~ + dQs~) exp (jolt), where dQ~ and dQ~s denote 
the maximum small signal charges inside the silicon 
and in the interface states, respectively. Moreover, 
the generated small signal gate current will be 
leading the gate voltage by 90 deg: dip exp j 
(oJt + 7r/2). 
Provided that parasitic capacitances may be 
neglected the low frequency gate capacitance C is 
defined by: 
~1 dluexpj(o~t +7r/2) ~ _ 1 dlu 
C=lmt~ dV~~(- -~t ) - J  ~odV~" (2) 
An example of a low frequency CV plot, in a nor- 
malized form, has been given in Fig. 1. 
As Berglund [ 15] already pointed out, one of the 
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Fig. 1. Low frequency CVplot of a n-channel MOS trans- 
istor with bulk dope density CB = 3 × 10 ~5 cm -3 and oxide 
thickness do : 1280 A. Measurement frequency: 16 Hz. 
attractions of a low frequency CV plot is that it 
allows a determination of the d.c. surface potential 
to.~ as a function of the gate potential V,. it is fairly 
easy to derive that: 
dtos C 
dV~- i c,,' (3) 
where Co = the gate oxide capacitance. 
An integration of 1 - (C /Co)  over V,, yields the 
surface potential difference to.,.,t - tO.,. ~ between two 
arbitrary gate voltages V..,, and V,,p as is shown by 
the shaded area in Fig. 1. 
In order to establish the absolute relationship 
between tos and V, a 'matchpoint', or in other words 
the knowledge of tos for one arbitrary gate voltage 
V,, is required. The so called flat band condition is 
the most commonly used reference point in CV 
measurements. However it is advantageous to 
use the intrinsic condition of the silicon surface 
as a match-point [ 17, 18]. 
The procedure for its determination is simple, as 
will be shown in the next section. 
3.2 Determination of  the intrinsic condition 
When we consider two points A and B, located at 
the CV plot of Fig. 2, in very strong accumulation 
and very strong inversion respectively, we may 
assume that the corresponding silicon charges 
Q.~,A and Qs,~ consist primarily of excess charge 
carders inside the silicon, rather than the interface 
state charges Q.,,,A and Q.~.,,R. If furthermore 
points A and B are chosen in such a way as to 
make Qs,~ and Q,~.B equal, then one can easily 
derive[17] that the mean value of the surface 
potential between C~.A and tos,B will be equal to the 
potential to,,~ for which the surface becomes 
intrinsic: 
to~,~ = tOs,A + tO~,B _ kT In CB, (4) 
2 q ni 
where C,  is the bulk dope density. 
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Fig. 2. The same low frequency CV plot as in Fig. 1, 
drawn on a reduced scale. 
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Equations (3) and (4) imply that the intrinsic 
gate voltage Vg.i can be found by drawing a vertical 
line, as shown in Fig. 2. This line divides the area 
envelloped by the normalized CV curve and the 
horizontal line C/Co -- l, between the points A and 
B, in two parts of equal magnitude. 
Whereas the intrinsic gate voltage can be located 
without prior knowledge of the bulk dope density 
CB, for the determination of the exact value qJs,~ a 
knowledge of Cn still remains essential, according 
to equation (4). 
As we shall see the bulk dope concentration may 
be obtained from a low frequency 'split' CV meas- 
urement, a measurement method which will be pro- 
posed in the next section. When the bulk dope 
density is known, Fig. 3 may be used for the 
determination of the intrinsic surface potential 
~/8, i "  
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Fig. 3. The intrinsic surface potential 0~,~ as a function of 
CB, at a temperature of 300°K. 
If the low frequency CV method is applied on a 
MOS transistor then the source and drain junc- 
tions have the advantage of providing an efficient 
supply of minority carriers and thus enhance the 
surface of the silicon to meet the requirement of 
quasi-thermal equilibrium during the low-fre- 
quency measurement. 
The advantage of the presence of the source- 
drain junctions will be exploited in the low fre- 
quency 'split' CV method, to be described in the 
next section. 
4. LOW FREQUENCY 'SPLIT' CV METHOD FOR 
THE DETERMINATION OF TRAPPED CHARGE IN 
INTERFACE STATES IN WEAK INVERSION AND 
BULK DOPE DENSITY 
4.1 Description of the measurement principle 
The difference of this method, in comparison 
with the low frequency CV method is the separate 
measurement of the bulk and source-drain contribu- 
tions to the gate capacitance C as a function of the 
gate voltage I/"o of an MOS transistor. In Fig. 4 the 
measurement principle is shown. 
The small signal charge dQs+dQ,s, being 
influenced by a small signal gate voltage dV~, is 
supplied by a hole current dlb via the bulk contact 
and in addition, if the silicon is in the inverted con- 
dition, by an electron current dla + dis supplied to 
the surface by the source-drain regions. 
0 
l d~+ di s 
I 
~z, 
Fig. 4. Scheme of the low frequency 'split' CV measure- 
ment. 
The source-drain capacitance Ca + Cs is defined 
as: 
1 dla + dl~ 
Ca + Cs (5) 
co dVo 
and the bulk capacitance is defined as: 
1 dlb 
Cb -- (6) 
co dV," 
According to equations (2), (5) and (6) the gate 
capacitance C is equal to the sum of the bulk and 
the source-drain capacitances: C = Cb + Ca + C~. 
A pair of 'split' CV curves Cb and Ce+Cs 
obtained from the same n-channel MOS transistor 
as used in Fig. 1 has been drawn in Fig. 5. The 
capacitances Co and Ca+ C~ have been measured 
with respect o their values for the strong inversion 
and the strong accumulation condition respectively 
in order to eliminate the influence of parallel para- 
sitic capacitances. From Fig. 5 it is apparent that 
Ca + C, starts to increase at Vo,i and reaches its 
maximum value (Ca+ Cs)max in strong inversion. 
Simultaneously Cb tends towards a zero value in 
strong inversion. 
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Fig. 5. Low frequency 'split' CV curves obtained from 
the same MOS transistor as in Fig. 1. 
The value A of C, + C, at the onset of its increase 
at Vo,~ is due to the decrement of the active gate 
area in its passage through the accumulation and 
depletion region. Hence A is considered as the zero 
value of the capacitances Ca+ C~ and C for the 
inversion region. Consequently the capacitance 
(C d q- Cs)max - -  A is referred to as the oxide capaci- 
tance Co corresponding to the active gate region, 
which oxide capacitance was used to obtain the 
normalized low frequency capacitance curve C/Co 
in Fig. 1. 
4.2 Requirements to impose on the MOS transistor 
to make the low frequency 'split' CV measurement 
technique applicable 
At the root of the application of the 'split' C V 
method lies the supposition that the MOS transis- 
tor, being under evaluation, should meet the re- 
quirement that in the inversion condition of the 
surface of the silicon: 
(a) the small signal excess majority carrier 
charge qd(Ap) is supplied by a bulk hole cur- 
rent dlb and 
(b) the interface state charge dQ~ as well as the 
excess minority carrier charge qd(An) is sup- 
plied by an electron current d/,~+ dl., which 
originates from the source-drain diffused 
regions. 
Consequently for the condition of surface accumul- 
ation, the bulk current will be the dominant contri- 
bution to the small signal gate capacitance and 
for strong inversion the source-drain current. 
In the intermediate region of weak inversion, 
where the electron supply from the source and 
drain is still very small, generation-recombination 
processes near the surface may act as competing 
electron sources. Their influence will be discussed 
in the appendix. The electron supply from the 
source and drain is favoured by the choice of a 
sufficiently small channel-length L of the MOS 
transistor. On the other hand a minimum channel 
length is required owing to the influence of the 
source-drain junctions on the C V curve as indicated 
in Section 4.1. 
These two conflicting prerequisites lead to a 
range of optimum-channel-lengths for the applica- 
tion of the 'split' CV measurement method as 
shown in Fig. 6 for both hole and electron channels 
and different bulk dope densities. The criteria lead- 
ing to these optimum channellength values are 
considered more extensively inthe appendix. 
" io  
,,.J 
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Ca • cm -3 
Fig. 6. Ranges of optimum channellengths forthe applica- 
tion of the 'split' C V measurement technique on n-channel 
and p-channel MOS transistors, for various bulk dope 
concentrations. 
4.3 The determination of the charge trapped in 
interface states in weak in version 
The considerations in the previous Section 4.2 
lead to the conclusion that Ca+ C, starts to in- 
crease in the intrinsic ondition (see Fig. 5) and is 
in inversion equal to: 
dQ.~.~ + _ d(An) 
Ca+C.~='-~, q dV." (7) 
Provided that Ca+ C~ constitutes a quasi-static 
change of charges, the integration of equation (7) 
between V,,., and an arbitrary gate voltage in the 
MOST CHANNEL CONDUCTANCE IN WEAK INVERSION 805 
inversion region yields the total inversion layer 
charge: 
V 9 
f (Ca+C~)dVo = qan~+qan, (8) 
vu,i 
where: qAn~ = Qss( Vo) - Q~,i. 
The total inversion layer charge qans~+ qan is 
graphically represented as a function of l(~ by 
the shaded area in Fig. 5. In practice it is found, 
that in weak inversion qan can generally be 
neglected in comparison with qan~, and equation 
(8) reduces to: 
Vo 
f (Ca+ C~) dV o = qan~. (9) 
vu, i 
Like the total amount of trapped charge in interface 
states in weak inversion, the incremental interface 
state charge dQJdO~ may also be found from the 
Ca + Cs values, as described in the next section. 
4.4 The determination of the interface state den- 
sity Nss in weak inversion 
The interface state capacitance dQJdOs can be 
expressed like qNss(qQ [15], where N+~(0+) denotes 
the interface state density per electron volt. 
Hereby it is assumed that N,(0+) does not vary too 
much over a surface potential interval of magni- 
tude kT/q on both sides of ~bs. 
The information about the interface state density 
.V++ is concealed in equation (7). A combination 
with equation (3) yields for N+s: 
Co dan 
qN.~,~ -- Co--~ (Ca+ Cs) - -q dt~s. (10) 
Generally the interface state capacitance qN+s 
dominates over q(dAn/dOs) in the weak inversion 
region. 
This means that for the condition of weak inver- 
sion equation (10) reduces to: 
Co(Ca+ C~) 
qN++( O.+) = ( 1 1) 
Co-  C 
4.5 The determination fthe bulk dope density 
A consequence of the assumption that in inver- 
sion the small signal surface charge is completely 
supplied by minority carriers entering from the 
source and drain diffused regions is that the simul- 
taneously appearing bulk hole current will be rela- 
ted exclusively to the small signal silicon depletion 
charge variations. 
This means that the integration of Cb over the 
inversion region (as shown by the shaded area in 
Fig. 7) is a measure of the total amount of repelled 
majority carrier charge from the depletion region: 
q(Ap) max--q(Ap)i= ~f CodVo, 
+%+ 
(12) 
where (Ap)ma x and (ap)+ are the maximum and 
intrinsic values of the excess majority carrier 
densities. 
6 
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Fig. 7. Low frequency 'split' CV plot, identical to Fig. 5. 
The difference q(Ap)max--q(Ap) i is in turn a 
function of the bulk dope density. This function 
has been depicted in Fig. 9. 
Summarizing we may conclude that the low fre- 
quency CV method, extended with the procedure 
for finding the intrinsic surface potential, together 
with the low frequency 'split' CV method allow the 
determination f 
(a) the relationship between the gate and surface 
potentials 
(b) the determination of charge trapped in inter- 
face states in weak inversion 
(c) the interface state density in weak inversion 
(d) the bulk dope density. 
5. MEASUREMENTS 
Investigations have been performed on different 
types of MOS transistors all of circularly sym- 
metrical geometry. For  reasons of brevity only 
measurements on an n-channel and an p-channel 
MOS transistor shall be presented. The n-channel 
MOS transistor has a relatively low density of 
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interface states in weak inversion (N~ = 10~°/ 
cm"eV) whereas the p-channel MOST has a 
relatively large interface state density (N,, ~- 6 × 
10"/cm2eV). The measurements on these two 
samples are sufficient to illustrate the behaviour 
of the channel conductance versus the surface 
potential in weak inversion. A survey of the 
characteristics of the MOS transistors has been 
given in Table 1. 
Table 1. Survey of  the characteristics of  the MOS 
transistors used fi~r the measurements 
Type of channel* n P 
Surface orientation 100 111 
Bulk dope density (cm -'~) 3× l01~ 1.1 × 10 '5 
Surface mobility (Cm2oV ]sec-0 785 [28] 200 
Thickness of oxide (A) 980 1300 
Thickness of P=O~ 
Layer (A) 300 0 
Aspect ratio 56 56 
For n-channel MOST: 'dry' oxide is grown at 1200°C. 
For p-channel MOST: 'wet' oxide is grown at 1200°C. 
Heat treatment to remove interface states: 
For n-channel MOST: 450°C - wet N2: 80°C - -  H20 .  
For p-channel MOST: 450°C - dry N 2. 
*The MOS transistors were manufactured at Philips 
Research Laboratories, Eindhoven, The Netherlands, 
and were obtained from Dr. M. V. Whelan. 
The MOS transistors were, besides to a low 
frequency CV measurement also subjected to a 
low frequency 'split' CV measurement represented 
in Figs. 5, 7 and 10, respectively. The measurement 
frequency was 16 Hz. The gate voltage V,,~ cor- 
responding to the intrinsic condition of the silicon 
surface is indicated by its proper location and was 
obtained by the method as described in Section 
3.2. 
We found that no change in the shape of the CV 
and 'split' CV curves occurred when the measure- 
ment frequency was varied between 1.6 and 20 Hz. 
From this we concluded that quasi thermal e~lui- 
librium did exist during the capacitance measure- 
ments. 
The current between the source and drain 1~ 
was measured, while the source and bulk potentials 
were kept at ground potential and a small voltage 
(10 mV) between drain and source was maintained. 
The measured currents las have been represented 
on a logarithmic scale as a function of the gate 
voltage in Figs. 8 and 1 1. 
10"5 _ ~ 
< I0 7 
--~ -9 
I0  
I J 
--I 0 I 
%, V 
Fig. 8. Log 1~ vs F, plot of the n-channel MOS transistor. 
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Fig. 9. Total amount of excess majority carrier charge: 
q(Ap)ma x -q(Ap)~ repelled from the silicon surface if the 
surface potential qJ, makes a full excursion throughout 
the inversion region. This function has been computed 
for various bulk dope densities. 
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Fig. 10. Low frequency 'split' CV curves of the p-channel 
MOS transistor with C/~: 1.1 × 1015 and d,: 1300 ,~. 
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Fig. 11. Log la~ vs V, plot of the p-channel MOS trans- 
istor. 
6. EVALUATION OF THE MEASUREMENTS 
The MOST channel conductance p r square Gtj 
has been determined graphically as a function of the 
surface potential ¢8 from the relation G[] vs. V, 
through the use of equation (1) combined with the 
relation ¢8 vs Vg, determined as described in 
Sections 3.1 and 3.2. The functions GD(qQ, thus 
obtained are represented aslog G[] vs. ¢8, curves in 
Figs. 12 and 13 for the n- and p-channel MOS 
transistors espectively. 
The total inversion layer charges qAn~8 +qAn of 
the MOS transistors are determined graphically 
io-5 
~o ~ 
iO -r 
10-a 
,,, =0 -9 
'E 10 -~° 
,~o°10 -li 
E 
lO-tZ 
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i0-14 
10 -15 
:- -O--G o ,~  
_ ~ qAn *qAnss 
_-- ~q/kn  / 
-e-- Nss 
-o 777 
. -o  f /  
~i / ~n/~/ 
"Z 7 
[I" 
• , I I I ] 
300 400 500 600 700 800 
, mV 
Fig. 12. Log G[]; log qAn, log (qAn + qAn,,) and Nss vs qJs 
curves of the n-channel MOS transistor. 
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]0 -14 | I 
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Fig. 13. Log G•; log qAp, log (qAp + qApss) and Nss vs ~bs 
curves of the p-channel MOS transistor. 
as a function of toe from the relations qAns8 + qAn 
vs. Vg and ¢8 vs. Vg. The relation qAnss + qAn vs. 
V o has been obtained by the 'split' CV method as 
described in section 4.3. The total inversion layer 
charges have been depicted in Figs. 12 and 13. 
Also the interface state density N~ in weak and 
intermediate inversion has been measured by 
means of the 'split' CV technique, as described 
in Section 4.4, and is also shown in Figs. 12 and 13. 
The bulk dope densities have been deduced from 
the low frequency 'split' CV curves as described 
in Section 4.5 and are included in Table 1. These 
bulk dope densities are verified by the comparison 
with the results of two other independent measur- 
ing methods, also used in Ref. [ 17]. 
The surface mobilities listed in Table 1 are 
derived from the slope of the linear portion of 
la~ vs. Vo[5]. We found this linear relationship 
to occur over the surface conductance range be- 
tween 5 x 10-6-2 × 10 -5 mho[] for the n-channel 
MOST and between 1× 10-6-5 × 10 -6 mho[]for the 
p-channel MOST. 
7. INTERPRETATION OF THE MEASUREMENTS 
As we see from Figs. 12 and 13, the channel 
conductance is practically proportional toexp (q¢,/ 
kT) in weak inversion. The knowledge of ¢, and 
CB enables us to calculate qAn theoretically[16] as
is shown by the broken line in Fig. 12. Because qAn 
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varies also with exp (qOs/kT) we surmise that the 
channel conduction is linearly related to qAn in 
weak inversion. This means that the surface mo- 
bility of the excess minority carriers should be 
constant in weak inversion. 
Because a small error in q~, will have a large 
effect on the computed An, we determined the 
excess minority carrier charge density qAn also by 
the division of the channel conductance G D by the 
surface mobility, measured in the condition of 
intermediate inversion as described in the preced- 
ing section (solid lines for qAn in Figs. 12 and 13). 
The voltage shift between the potential scales 
corresponding to the broken and solid lines for 
qAn in Fig. 12 was found to have a magnitude of 
about ½kT/q. A discrepancy of comparable magni- 
tude was found in Fig. 13, where only the solid 
line for qAp has been drawn. As these discrepan- 
cies lie within experimental error we conclude that 
the weak-inversion mobility is equal to the moder- 
ate inversion mobility within the same experi- 
mental accuracy. 
A comparison of the measured total inversion 
layer charge density qAn~,,.+qAn with the excess 
minority charge density An in Fig. 12 and Fig. 13 
shows that in weak inversion the total inversion 
layer charge is orders of magnitude larger. This is 
especially the case for the p-channel MOS transis- 
tor having a much larger interface state density 
N~.~. Towards strong inversion the measured 
total inversion layer curves in Figs. 12 and 13 
approach the mobile excess minority charge curves 
qAn. 
8. DISCUSSION 
Generally the drain-source current was found to 
vary more or less logarithmically with gate voltage 
in weak inversion in the samples we have studied. 
This is shown in Fig. 8 and Fig. 11. A similar 
behaviour was already found by Gusev[12], 
Declerck[13], Barron[l ] and Stuart[14]. For an 
investigation of the conduction in weak inversion 
a determination f the surface conductance vs. the 
surface potential is more appropriate rather than 
vs. V,,, because when interface states are present, 
the interpretation of G~ vs V,, plots become 
troublesome. For this reason we determined both 
the surface conductance and the amount of trapped 
charge in interface states vs the surface potential 
~s. 
Theoretical considerations of Greene[19] and 
Grover[20] on the surface transport in semi- 
conductors, based on Schrieffers original theory 
[21], predict an almost constant behaviour of the 
average surface mobility of the excess minority 
carriers over the entire weak inversion region, 
which is in agreement with our findings. Physically 
such a constancy of the surface mobility may be 
expected, because over the entire weak inversion 
region, both the average distance d of the excess 
minority carriers from the interface, as well as the 
electric field strength Fz perpendicular to the 
interface and inside the weak inversion layer re- 
main practically unchanged for a variation in the 
excess minority surface carrier densities between 
10:'-10 "7 cm z. Over this range the channel width d 
varies between 220 A and 150 A and the surface 
field Ez between 3x 104-4.5 x l04 V cm ", when the 
bulk dope C~ = 1 x 10 Is cm :L 
A remarkable result of our measurements is the 
constancy of the surface mobility, irrespective of 
the amount of trapped charge in interface states. 
In the n-channel MOS transistor the increase 
in charged interface states is lower than 2 x 10 "~ 
cm -~' over the entire weak inversion region. This 
value is in fact too Iow[22] to cause a noticeable 
reduction in the surface mobility by Coulomb 
scattering of charged interface states, in the p- 
channel MOS transistor this increase in charged 
interface states is somewhat larger: ~ l0 '~ cm e, 
but still small with respect o the number of inter- 
face state charges per unit area: ~3 × 10~Jcm '-' 
already present in the intrinsic ondition. It should 
be remarked that for moderate inversion (between 
l0 s and l0 -~I mho O the value of the surface mobil- 
ity has been found to be subject o the influence of 
interface states [9] and bulk dope density [7, l l]. 
The measured exponential behaviour of G~ with 
q+.JkT in Figs. 12 and 13, complies with the weak 
inversion MOST theories recently developed by 
Barron [1 l] Swansson [23] and Memelink [24]. 
The strong increase in surface mobility between 
the surface conductance values l0 7 and 10 -s 
mho D, as deduced from Hall measurements 
[2-4, 6, 7] does not agree with our observations. 
However doubt has been expressed about the 
validity of Hall measurements for surface conduc- 
tances less than 3 -- l0 -6 mho•[7]. 
9. CONCLUSION 
The measurements and analysis of the MOS 
transistors as described in Sections 6. 7 and 8 
MOST CHANNEL CONDUCTANCE IN WEAK INVERSION 809 
contribute to the following physical picture for 
the conduction of the MOS transistor in weak 
and intermediate inversion. 
(a) The surface mobility of the excess minority 
carriers in the channel may be considered to be 
constant in the conductance range between 
lO -11 and lO -5 mho~. 
(b) The total inversion layer charge may be 
regarded to be composed of two sharply distin- 
ted portions of mobile and immobile inversion 
layer charge, where the mobile inversion layer 
charge can be described by the formula's of 
Garrett  and Brattain. 
Knowledge of the distribution of mobile and 
immobile inversion layer charge is of value for 
those who are concerned with the study of the 
electrical and physical behaviour of the MOS trans- 
istor in weak inversion. The low frequency 'split' 
CV method may be used profitably for the deter- 
mination of this distribution. 
It would be quite interesting also to investigate 
the behaviour of the surface conductance vs sur- 
face potential for the condition of an increased 
surface field, obtained by a reverse bias applied be- 
tween the source-drain regions and the bulk. Fur- 
thermore it should be useful to study the weak 
inversion surface conductance as a function of 
surface potential at different absolute temperatures. 
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APPENDIX 
Estimate of the optimum channellength of the MOS 
transistor for the application of the low frequency 
'split' CV method. 
The application of the 'split' CV method is dependent 
on the validity of the assumption that in inversion the 
small signal charges in the interface states dQ,, and in the 
mobile inversion layer qd(an) should be supplied ex- 
clusively by minority carriers (electrons) originating from 
the source and drain regions. 
However in weak inversion, where dQ~s >> qd(An) the 
following processes may act as sources of minority 
carriers in competition with the source and drain regions. 
(a) The supply of electrons into the interface states by 
depletion layer generation. 
(b) The emission and capture of holes from the interface 
states into the valence band. 
We will first be concerned with the contribution of 
electrons in interface states by depletion layer generation. 
With regard to this contribution the supply of electrons 
from the source and drain regions will be predominant if 
the channel conductance W/L Gcj is much larger than the 
depletion layer generation recombination conductance 
Rr~-1WL. The depletion layer generation-recombination 
resistance per unit area and under weak non equilibrium 
conditions[25] is denoted as Rry. This implies that the 
channel ength of the MOS transistor should be chosen 
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in such a way as to obey the condition: 
L"- ~ 12tz,,qAnR~t~. (13) 
Over  the entire inversion region the time constant 1/2p.4'~, 
associated with the hole transition [26] between the inter- 
face states and the valence band is larger than l/2n.~c,,, the 
electron transition time constant between these interface 
states and the conduction band. The variables p~ and n.~ 
are denoted as the concentrations (cm -:~) of the holes and 
electrons at the silicon surface, while c~ and c,, are the 
hole and electron capture probabilities. 
This means that the compliance with the condition 
that the time constant l[2p,q, is also larger than the time 
constant associated with the interface state capacitance 
qN~., and the channel conductance is sufficient for the 
source and drain supply of electrons to the interface states 
to be dominant over the hole supply from the valence 
band. This leads to a second requirement to be fulfilled 
by the channellength L: 
L~ ~ 6/z,,qAn (14) 
qN~.~p~c." 
The requirements (13) and (14) point to a short channel- 
length for the measurement samples. 
On the other hand disturbing influence of the source- 
drain junction edges on the CV plot should be avoided 
as much as possible. For this reason we propose that the 
channel length L should exceed in length the depletion 
charge depth by a factor of 10-20. 
All these requirements lead to a range of allowed values 
for the channellength as shown in Fig. 6, which has been 
calculated for bulk dope densities between 10 ~4 and 
10 ~ cm -3 and for n-channel as well as p-channel MOS 
transistors. 
To this end the following numerical constants have 
been used: 
n i=p i  = 1.57< 10~°cm :~; c~,= c, ,= 10 ~cm:~sec ':
/ z , ,=6x l0ZcmzV-~sec-~;  /~ , -25<10ecmzV- tsec  '; 
R, . , j -  107l~cm ~[25,27]; qN.~= 10-sC/cm~eV in an 
energy interval of magnitude 4 kT (eV) centered around 
the intrinsic condition and qAn = q(An)~. 
